Căutare după Subiect "pipeline processor"
Afișează articolele 1-2 of 2
-
Detailed Microcontroller Architecture Based on a Hardware Scheduler Engine and independent Pipeline Registers
(Universitatea "Dunărea de Jos" din Galați, 2015)In the world of real time operating systems, task switching, communication between threads and synchronization are implemented in software. Some of the mechanisms used may introduce big latencies in task recurrence, task ... -
Dual Priority Scheduling Algorithm Used in the nMPRA Microcontrollers-Dynamic Scheduler
(Universitatea "Dunărea de Jos" din Galați, 2015)This paper is a follow up of an already published paper that described the static scheduler. It deals with a true dynamic scheduling algorithm that is meant to maximize the CPU utilization. The dual priority algorithm ...