• română
    • English
    • français
    • Deutsch
    • español
    • italiano
  • română 
    • română
    • English
    • français
    • Deutsch
    • español
    • italiano
  • Logare
Vezi articolul 
  •   Pagina principală
  • Scientific papers - Annals of "Dunarea de Jos" University of Galati - Analele științifice ale Universității "Dunărea de Jos" din Galați
  • Annals of the University "Dunarea de Jos" of Galati. Fascicle III: Electrotechnics, Electronics, Automation Control and Informatics
  • Vezi articolul
  •   Pagina principală
  • Scientific papers - Annals of "Dunarea de Jos" University of Galati - Analele științifice ale Universității "Dunărea de Jos" din Galați
  • Annals of the University "Dunarea de Jos" of Galati. Fascicle III: Electrotechnics, Electronics, Automation Control and Informatics
  • Vezi articolul
JavaScript is disabled for your browser. Some features of this site may not work without it.

Design of an Energy Effcient Multiplier Using Complementary Energy Path Adiabatic Logic

Thumbnail
View/Open
ugal_f3_nr1_Suresh_2017.pdf (1.238Mb)
Dată
2017
Autor
Pittala, Suresh Kumar
Rani, A. Jhansi
Metadata
Arată înregistrarea completă a articolului
Abstract
The paper presents a new adiabatic multiplier circuit based on Complementary Energy Path Adiabatic Logic (CEPAL). The proposed multiplier consumes lesser power when compared to the conventional CMOS multiplier. The proposed adiabatic array multiplier performs 4 X 4 bit multiplication. The proposed adiabatic multiplier is also designed with leakage reduction technique the performance of which is better when compared to the CMOS multiplier. The operating speed of the complementary metal oxide semiconductor is increased. This paper presents the implementation of adiabatic CEPAL multiplier using CMOS. The measurement results of the adiabatic CMOS Multiplier demonstrate a reduction in power and reduction in energy. The operating frequency is in GHz range. These results show that the proposed circuit can be used in high speed application. The proposed adiabatic circuits are designed in HSPICE using predictive technology models (PTM) in 32nm CMOS Technology. The experimental results for the proposed adiabatic designs demonstrate their effectiveness with energy consumption and with power optimization.
URI
http://10.11.10.50/xmlui/handle/123456789/5030
Colecții
  • Annals of the University "Dunarea de Jos" of Galati. Fascicle III: Electrotechnics, Electronics, Automation Control and Informatics [230]

DSpace 6.0 | Copyright © Arthra Institutional Repository
Contactați-ne | Trimite feedback
Theme by 
Atmire NV
 

 

Răsfoiește

În tot DSpaceComunități; ColecțiiDupă data publicăriiAutoriTitluriSubiecteAceastă colecțieDupă data publicăriiAutoriTitluriSubiecte

Contul meu

Conectare

DSpace 6.0 | Copyright © Arthra Institutional Repository
Contactați-ne | Trimite feedback
Theme by 
Atmire NV